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Abstract
In this paper, we present a new hardware test-bed to demonstrate closed-loop precoded communications for interference mitigation
in multi-beam ultra high throughput satellite systems under realistic payload and channel impairments. We build the test-bed to
demonstrate a real-time channel aided precoded transmission under realistic conditions such as the power constraints and satellite-
payload non-linearities. We develop a scalable architecture of an SDR platform with the DVB-S2X piloting. The SDR platform
consists of two parts: analog-to-digital (ADC) and digital-to-analog (DAC) converters preceded by radio frequency (RF) front end
and Field-Programmable Gate Array (FPGA) backend. The former introduces realistic impairments in the transmission chain such as
carrier frequency and phase misalignments, quantization noise of multichannel ADC and DAC and non-linearities of RF components.
It allows evaluating the performance of the precoded transmission in a more realistic environment rather than using only numerical
simulations. We benchmark the performance of the communication standard in realistic channel scenarios, evaluate received signal
SNR, and measure the actual channel throughput using LDPC codes.
1 Introduction
The 5th generation of mobile radio communications systems should
provide a high level of integration and flexibility between differ-
ent types of telecommunication networks. Terrestrial and satellite
systems historically evolved independently of each other, which re-
sults in technological diversity between the networks. The launched
5GPPP research program co-funded by the European Commission
is set to work towards a definition of new common standards for 5G
networks [1]. The objective of the project METIS 2020 as a part of
5GPPP is to build the foundation for a future mobile and wireless
communications system for 2020 and beyond [2]. These standards
will allow seamless joint operation of mobile cellular communica-
tions and satellite systems as a single service. The use cases of
modern satellite communications (SATCOM) systems in 5G net-
works include increasing coverage of conventional terrestrial cells,
facilitating caching through multicast/broadcast data transmission
and providing off-load backhauling for unicast user traffic [3, 4].
The DVB-S2X [5] was developed to complement new scenarios for
flexible SATCOM integration into 5G and beyond networks.
MIMO precoding techniques are based on the closed-loop ap-
proach by employing the retrieved channel state information (CSI)
from the user terminals (UTs), requiring a feedback channel from
UT back to Gateway (GW). Due to the time-varying channel, the
gateway has only access to a delayed version of the channel state in-
formation (CSI), which can eventually limit the overall system per-
formance [6–9]. However, in contrast to general multiuser multiple-
input multiple-output terrestrial systems, the CSI degradation in
multibeam mobile applications has a very limited impact for typical
fading channel and system assumptions. Under realistic conditions,
the numerical results [7] show that precoding can offer an attrac-
tive gain in the system throughput compared with the conservative
frequency reuse allocations.
MIMO precoding techniques, which are defined as convex opti-
misation problems, have to be solved by time-consuming iterative
convex optimisation (CVX) or Non-negative least squares (NNLS)
solving methods that must fit into a relevant time frame. Recent
research advanced on the reduction of the processing times to meet
channel requirements [10–12]. ZF precoding was practically demon-
strated in [13–15] using real-time signal processing and transmis-
sion.
Academic research shows that Precoding techniques in SAT-
COM potentially allow more efficient spectral utilisation and sub-
stantially higher service availability [16–18]. To enable the efficient
utilisation of satellite transponders, multiple carriers have to be re-
layed through a single HPA. However, the non-linear nature of the
HPA results in adjacent channel interference and increased Peak-
to-average power-ratio (PARP), which limits the expected perfor-
mance gains [19, 20]. The symbol-level precoding design proposed
in [21] allows controlling the instantaneous per-antenna transmit
power, thus leading to a reduction of the power peaks, which are
detrimental for the aforementioned non-linearity problem. It should
be mentioned that this is not possible in the channel-level approach,
where the precoder is designed for an entire codeword, including
several symbols, hence the transmitted power can be controlled
only in average and not symbol by symbol. In the context of non-
linear channels, it is also worth mentioning more advanced symbol-
level precoding schemes [21–23] which aim at reducing the peak-
to-average power ratio (PAPR) of the transmitted waveforms, thus
considerably improving their robustness.
In this work, we focus on the implementation of the hardware
demonstrator for the closed-loop precoded SATCOM. We describe
the design and functionality of the multi-beam DVB-S2X compli-
ant GW, the satellite MIMO Channel Emulator and the set of UTs.
We validate the design requirements using reasonable software and
hardware resources.
We implemented the physical layer of the DVB-S2X standard
using software-defined radio (SDR) techniques using commercial
SDR platforms. Developing on SDR allows us to rapidly prototype
and deploy the precoded transmission in a more realistic environ-
ment rather than using only numerical simulations.
Notation: Upper-case and lower-case bold-faced letters are used
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to denote matrices and column vectors. The superscripts (·)H and
(·)−1 represents Hermitian matrix and inverse operations.
2 Hardware Demonstrator
In this paper, we present a hardware test-bed to demonstrate
closed-loop precoded communications for interference mitigation in
multi-beam ultra-high throughput satellite (UHTS) systems. We
build the test-bed to demonstrate real-time precoded communica-
tions under realistic environments. For this matter, we designed a
scalable architecture of the gateway and UTs compatible with the
DVB-S2X superframe structure. Fig. 1 shows the block diagram
of the demonstrator.
Figure 1: Block diagram of the Hardware Demonstrator
We use the commercially available SDR platform developed by
National Instruments (NI). The platform consists of two NI PXI
(PCI EXtension for Instruments) 1085 chassis, which allow cen-
tralised connection of the set of the NI USRP (Universal Software
Radio Peripheral) 2954R and FlexRIO (Reconfigurable IO) 7976R.
The NI USRP and FlexRIO have integrated an FPGA (Field-
Programmable Gate Array) module Kintex-7 from Xilinx.
The gateway simultaneously transmits 6 precoded signals to-
wards 6 user terminals through a 6×6 multi-beam satellite channel
emulator. The channel emulator acquires the gateway signals, ap-
plies the impairments of the satellite payload, Gaussian noise, and
the multi-beam interference and transmits the signals to the UTs.
The UTs estimate the CSI based on the DVB-S2X standard pilots
and report the estimated values to the gateway through a dedicated
feedback channel over an Ethernet link. The gateway uses this CSI
data to compute a Precoding matrix. The table 1 summaries the
current capabilities and the final targets of the demonstrator.
Table 1: Parameters of the hardware demonstrator
Parameter Current
Gateway Channels 6
Sampling frequency 40 MHz
Oversampling factor 4
Gateway TX freq. 1.14 GHz
Channel Emulator RX freq. 1.14 GHz
Channel Emulator TX freq. 1.386 MHz
User Terminal RX freq. 1.386 MHz
Filter roll-off factor 0.2, 0.15, 0.1, 0.05
Forward Error Correction LDPC
LDPC code rate 1/2, 2/3, 3/4, 4/5
2.1 System Model
We consider a system model, which focuses on the forward link of a
multi-beam satellite system. We assume a full frequency reuse sce-
nario, in which all the beams transmit in the same frequency and
time. The multi-user interference is mitigated by using the signal
precoding technique. The defined the number of transmitting an-
tenna is equal to the total number of users in the coverage area. In
this scenario, we consider a 6 × 6 MIMO channel. In the specified
MIMO channel model, the received signal at the i-th terminal is
given by yi = h
†
if(x) + ni, where h
†
i is a 1 × 6 vector represent-
ing the complex channel coefficients between the i-th terminal and
the 6 antennas of the transmitter, x is defined as the 6 × 1 vector
of the transmitted symbols of DVB-S2X superframe at a certain
symbol period and ni is the independent complex circular sym-
metric (c.c.s.) independent identically distributed (i.i.d) zero mean
Additive White Gaussian Noise (AWGN) inserted to the i-th ter-
minal’s receive signal. The function f(x) represents the non-linear
behaviour of the satellite channel.
Looking at the general formulation of the received signal, which
includes the whole set of terminals, the signal model is
y = Hf(x) + n = Hf(Ws) + n, (1)
where y ∈ C6×1, n ∈ C6×1, x ∈ C6×1, and s ∈ C6×1 and H ∈ C6×6.
We define the block-level precoding matrix W ∈ C6×6 as
W = HˆH · (H ·HH)−1. (2)
We consider the data symbols s to be unit variance complex vectors
|sk| = 1 for every k = 1 . . . 6.
2.2 Gateway
The gateway uses 3 dual-channel NI USRP RIO devices connected
to a NI FlexRIO FPGA. A central Host computer configures the
RF hardware, flashes the FPGAs, performs clock synchronization
and controls the communication buses. To generate 6 coherent IF
streams of data synchronized in time and frequency, the 3 USRP
RIO devices are connected to a reference clock source. Fig. 2 shows
the data flow through the different hardware blocks of the DVB-S2X
gateway. The source of data to be transmitted can be selected be-
tween a virtual network interface (TUN/TAP) at the host computer
(e.g. video broadcast or data transmission) or a Pseudo-Random
Data Generator (PRDG) used for testing and validation purposes.
The 6 data streams are sent to the 3 USRP RIO and the type of
source can be selected independently for each channel. The data
interface format of this DVB-S2X gateway follows the “Mode Adap-
tation input interface” defined in [24], where complete BBFRAME
packets are provided together with the corresponding MODCOD
configuration. All the functional blocks of the DVB-S2X gateway
(scrambling, encoding, framing, modulation, pulse-shaping, etc.),
together with the Precoding algorithm, are running in real-time
at either the USRPs or the FlexRIO FPGA as shown in Fig. 2.
Once the DVB-S2X waveform is conformed and up-converted, it is
ready to be transmitted to an actual satellite, which turns to be
the satellite Channel Emulator in this work.
Fig. 3 shows the detailed block diagram of a single data stream
of the DVB-S2X Gateway. The output of the precoder block is con-
nected to the up-sampling, pulse-shaping and up-conversion stages
at the USRP FPGAs. Light color boxes indicate where the block is
implemented: yellow at Host, green at USRP FPGA, and read at
FlexRIO FPGA. Grey dotted boxes indicate that the blocks have
been implemented as a single HLS / VHDL block. Grey solid arrows
correspond to data bits, whereas black solid arrows are complex-
valued modulated symbols. Black dotted arrows are parameters
controlled by the Host. All blocks are DVB-S2X compliant except
for the ”Encoder Manager”, which controls the I/O buffering of
the FEC encoder. The Precoder block received the 6 data streams
to be able to apply the Precoding matrix before transmitting the
beam data to the Channel Emulator.
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Figure 2: Flow diagram of the 6 data stream DVB-S2X Gateway.
Figure 3: Block diagram of the DVB-S2X Gateway per data stream.
The output of Precoder is connected to the up-sampling, pulse-
shaping and up-conversion stages at the USRP FPGAs.
The 6 data streams can be independently configured through
a dedicated graphical interface as shown in Fig. 4 [13]. The
control parameters follow the DVB Standards [24, 25] and they
are the following: MODulation and CODing Mode (MODCOD),
Super-Frame Format Indicator (SFFI), Index Stream, Index of the
Walsh-Hadamard (WH) matrix, scramble flag for Pilots and Start
Of Super-Frame (SOSF). We include an extra parameter indicat-
ing the Precoding type, which describes the type of the Precoding
technique allowed to precode each stream. Rank 0 indicates no
Precoding is applied, 1 - Channel based Zero Forcing (ZF) or the
Minimal Means Square Error (MMSE) Precoding are used [26], 2
- reserved for the future use, 3 - Symbol-Level Precoding (SLP)
techniques [27] are used if possible, otherwise - ZF and MMSE.
Figure 4: DVB-S2X Gateway configuration graphical interface [13].
As mentioned above, the 6 Precoded beam streams are sent to
the 3 NI USRP RIO, where the signals are up-sampled and pulse-
shaped with the Square-Root Raised-Cosine (SRRC) function with
configurable roll-off factor. The roll-off factor of the filter response
is configurable according to the DVB-S2X standard. The imple-
mented roll-off factors are 0.2, 0.15, 0.1 and 0.05. The pulse-shaped
signals are then up-converted and transmitted to the RF domain
at the configured carrier frequency.
2.3 Channel Emulator
The hardware architecture used for the implementation of the satel-
lite Channel Emulator is similar to the one used for the Gateway.
The NI FlexRIO module is in charge of the central signal process-
ing, whereas 3 NI USRP devices take care of the RF processing
plus some specific processing for each channel. The block diagram
depicted in Fig. 5 describes the different impairments implemented
in the Channel Emulator.
Figure 5: Functional block diagram of the satellite Channel Emu-
lator [28].
The data flow in the Channel Emulator is the following:
• Each NI USRP device acquires 2 of the 6 streams generated
by the Gateway at a determined intermediate frequency.
• Each stream is sampled and digital down-converted (DDC)
to base-band.
• All the effects that occur in the actual K-/Ka-band are em-
ulated in the payload emulator. This emulation is applied
for each stream in the NI USRP FPGA in real-time. The
implemented payload impairments are the following:
– Input Multiplexing (IMUX) and Output Multiplexing
(OMUX) filtering FPGA IP blocks. The input and out-
put characteristics of the filters are shown in Fig. 6.
– Traveling-Wave Tube Amplifier (TWTA) non-linearities.
The input and output characteristics of the TWTA IP
block correspond to the DVB-S2 standard specifications
and are depicted in Fig. 7.
– Phase noise emulation at K-/Ka-band.
• After the payload emulation, data is sent to the central NI
FlexRIO FPGA for the channel processing.
• The channel matrix (H) is jointly applied to all the streams
by the MIMO downlink block. The 6 × 6 channel matrix of
complex coefficients is fully configurable. However, a realistic
satellite beam pattern illustrated in Fig. 8 is usually running.
This pattern is called ESA71 (after the origin and the number
of beams). ESA71 makes use of the Ka-band exclusive band
19.7 to 20.2 GHz. We consider a scenario of full frequency
reuse, where the same frequency band is used at every beam.
We can simultaneously select up to 6 user terminals in the
coverage area and generate realistic channel coefficients.
• The resulting signals with channel interference are sent back
to the corresponding NI USRP device.
• Back to the NI USRP FPGA, user impairments such as Ad-
ditive White Gaussian Noise (AWGN) and Low-Noise BLock
(LNB) phase noise are emulated. We designed and build a
customized AWGN generator [29] with configurable ampli-
tude.
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• Once the user impairments are applied, the signal is up-
sampled and sent through the RF outputs. The RF inputs
and outputs of the channel emulator operate at different car-
rier frequencies depending on the desired configuration.
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Figure 6: IMUX and OMUX filter characteristics of the Channel
Emulator [13].
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Figure 7: TWTA AM/AM and AM/PM characteristics of the
Channel Emulator [13].
Figure 8: ESA71 beam pattern and antenna performance [13].
2.4 User Terminal
The User Terminals (UT) are the are ground-based users which col-
lect the transmitted waveforms and recover the transmitted data
bits. The UTs are capable of recovering format 2 and 3 DVB-S2X
super-frames. The UTs are implemented using the same SDR plat-
form used in for the Gateway and the Channel Emulator, the USRP
RIO NI2944. We use each of these USRP to implement two inde-
pendent UTs using the two RF inputs of the device. The FPGA
inside the SDR platform performs signal processing for the two UT
chains and communicates with the host computer [30]. Fig. 9 shows
a simplified functional block diagram of the DVB-S2X Receiver IP
block used in the UTs [30].
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Figure 9: Functional diagram of the DVB-S2X receiver block in the
UT
As explained in [30], these processes include frequency acquisition,
matched filtering, time synchronization, frame (including Super-
Frame) synchronization, fine phase tracking, and CSI estimation.
The UT provides the CSI information to the central Gateway using
a custom feedback channel. For robust communication under noisy
channels, the UT performs the Forward Error Correction (FEC)
of the recovered DVB-S2X encoded payloads symbols. As shown
in Fig. 9 the information bits are recovered using a Logarithmic
Likelihood (LLR) for the incoming symbols and a Low Density
Parity-Check Decoder.
2.4.1 LLR demapper
The LLR values required by the Decoder IP block are generated
in another independent FPGA IP block. As it is well known the
classical formulation of the LLR is:
LLRj = ln
∑b:bj=0 exp
(
−‖r−c(b)‖2
2σ2
)
∑
b:bj=1
exp
(
−‖r−c(b)‖2
2σ2
)
 , (3)
where σ2 is the noise variance, r is the received complex symbol,
and c is the nominal constellation complex point. Thus, to compute
the j-th bit LLR from r, one may compute the squared distance
to each of the constellation points, separating those constellation
points that have a 0 in bit j from those that have a 1. A common
approximation to the LLR is to approximate each sum in 3 by its
largest term, i.e., by using only the nearest constellation point that
has bj = 0 in the numerator, and the nearest neighbor that has
bj = 1 in the denominator. This approximation is mathematically
expressed in the following equation:
c0 , c
(
arg min
b:b=0
‖r − c(b)‖2
)
, c1 , c
(
arg min
b:b=1
‖r − c(b)‖2
)
(4)
Substituting 4 in 3 and after some algebraic computations we get
the approximate LLR expression as
LLRj =
1
2σ2
(‖r − c1‖2 − ‖r − c0‖2) , (5)
Equation 5 is what is used in the FPGA. We evaluated the use of
the precise LLR formulation, however, we did not implement this in
practice since its added complexity does not payoff in terms of the
final error correction performance. Currently, the LLR block is ca-
pable of computing the LLR values from modulations ranging from
QPSK up to 32APSK. The LLR values obtained from these com-
putations are quantized into 6-bit fixed-point values, represented
as five bits for the integer part (one of these 5 bits is used for the
sign) and one bit for the fractional part of the LLR, so obtaining
values that range from -15.5 up to +15.5. For this particular case,
the quantization is implemented in a saturated and symmetrical
fashion, to avoid the -16 minimum value, which represents a bias
in the calculation. In a conventional full-precision (double float)
quantization of the LLR values, the estimation of the noise vari-
ance does not have a strong impact on the decoder performance.
However, for highly quantized LLR values (as in the current case
where 6 bits are used), the estimation of the noise variance has a
big impact in terms of scaling purposes that is translated directly
into error correction performance.
Fig. 10 shows a plot of LLR values obtained from a 32ASPK
constellation with an SNR of 14dB and 6 dB respectively from the
FPGA block.
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Figure 10: LLR outputs of the FPGA LLR block for a 32APSK
constellation at 14dB SNR, compared to simulations in quantized
and non quantized versions.
2.4.2 LDPC Decoder
The LDPC Decoder has been implemented with the layered offset
MinSum processing scheme. It uses a partial block parallel archi-
tecture and can support a sub-matrix size Z=360 for structured-
block LDPC codes. The decoder receives the noisy codeword from
the demapper in the form of LLR values and performs the decod-
ing procedure. The decoder supports the input of Z=360 parallel
LLRs per clock cycle. The fixed-point representation of LLRs is
notated as (wl,fr). The wl indicates the total number of bits, in-
cluding the sign bit, to perform the quantization while fr accounts
for the number of bits used for the fractional part of the number.
For this FPGA implementation, the decoder is configured to re-
ceive LLRs with a representation of (6,1) meaning that total word
length is 6 bits, 1 bit is used for sign, 4 bits are used for the in-
teger part and 1 bit is used for the fractional part. This feature
is generic, strongly related to the specific decoding algorithm im-
plemented and can be adjusted based on the requirements of BER
or FER performance, area cost and throughput requirements. An
early termination mechanism has been installed and may be acti-
vated by an enable input port. When the mechanism is enabled the
decoder controller will terminate the decoding process before the
maximum amount of iterations is performed if the current decoded
codeword is able to pass parity check test. Table 2.4.2 shows a list
of the available LDPC modes with their corresponding code rates
and output datarates.
Mode
Mode Description
(R = K/N)
Iteration
Interval
Datarate (Mbps
@50MHz clock)
Permut Decode I=10 I=40
0
DVB S2 R=1/2
R = 32400/64800
8100 651*I +202 218 94
1
DVB S2 R=1/2
R = 7200/16200
1875 259*I + 67 178 65
2
DVB S2 R=2/3
R = 43200/64800
3600 620*I+ 208 323 113
3
DVB S2 R=2/3
R = 10800/16200
900 320*I + 73 194 58
4
DVB S2 R=3/4
R = 48600/64800
4050 686*I + 216 291 102
5
DVB S2 R=3/4
R = 11880/16200
720 338*I + 79 194 56
6
DVB S2 R=5/6
R = 54000/64800
1800 1210*I + 232 229 64
7
DVB S2 R=5/6
R = 13320/16200
576 342*I + 91 198 56
Table 2: List of available LDPC decoding modes, code rates and
output datarates
The LDPC Decoder supports also double buffering at the input.
Because of the layered offset MinSum processing scheme, an ad-
ditional codeword permutation is required, before the actual de-
coding can begin. Depending on the time needed to perform this
permutation and on the number of decoding iterations performed,
the total decoder processing delay may vary. Because of the dou-
ble buffering mechanism at the input, for the first input codeword
there is a fixed processing delay penalty due to the permutation
circuit, which then for high enough number of decoding iterations
is masked for all the subsequent codewords after the first one. To
provide a more explanatory example let us consider the Mode 0
of Table 2.4.2. In this particular case, the permutation circuit has
a fixed processing delay of 8100 clock cycles, since the first code-
word must first be completely uploaded before it is permutated to
perform the layered decoding. The actual decoding time, once the
permutation is completed, is equal to 651*I+202 clock cycles (with
I indicating the actual number of decoding iterations). So it means
that the first decoded word comes out after 8100 + 651*I + 202
clock cycles. For the second codeword, if the number of decoding
iteration I is greater than 12, since the permutation circuit works
in parallel with the actual decoding process, it is possible to save
the permutation time and so the decoded word will come out after
651*I+202 clock cycles (the actual decoding time). The permuta-
tion time can be reduced implementing a higher level of parallelism,
but this will imply the need to use much more hardware resources.
The LDPC Decoder was tested for a single link under a SNR con-
trolled environment and the Frame Error Performance was verified.
The results are summarized in Table 2.4.2.
MODCOD
Es/No
(@ FER = 10−5)
QPSK R=1/2 1.25
QPSK R=3/4 4.14
QPSK R=5/6 5.29
8PSK R=1/2 5.86
8PSK R=2/3 7
8PSK R=3/4 8.11
8PSK R=5/6 9.61
16APSK R=1/2 9.16
16APSK R=2/3 10.35
16APSK R=3/4 11.50
Table 3: Experimentally validated LDPC performance in terms of
Es/No for different MODCODs for a FER operating point of 10−5.
2.5 Resource Occupation in FPGAs
The described communication equipment is heavily based on FPGA
code acceleration and parallel computing. The FPGA resources in
the used equipment (NI USRP 2954-R and NI FlexRIO 7976R) are
limited, thus the design of the functional FPGA blocks is a com-
promise between the functionality, the resource occupation, and
the data throughput. Table 4 is the summary of the actual FPGA
resource occupation of each part of the hardware demonstrator.
The occupation percentage of the Digital Signal Processors (DSP),
Block RAMs (BRAMS), lookup tables (LUT) is manageable for the
planned functionality. Hence, we can notice that the Slices (Each
slice contains four LUTs and eight flip-flops) occupation is very
hight at the user terminal. The complexity of the terminal is much
higher than the one with a single receiver. It is evident that if we
want to include the LDPC decoder functionality of the terminal we
need to deploy only one DVB-S2X receiver per USRP node.
Table 4: FPGA Xilinx Kintex-7 (410TFFG-2) Resource Occupa-
tion
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DSP48E BRAM LUT Slices
Gateway node 15% 64% 25% 42%
Gateway FlexRIO 34% 23% 26% 41%
Channel Emu. node 34% 56% 32% 49%
Channel Emu. FlexRio 9% 27% 31% 43%
UT 1 RX 31% 22% 36% 63%
UT 2 RXs 40% 23% 57% 83%
UT 1 RX w. LDPC 31% 64% 78% 95%
3 Conclusion
In this paper, we present the hardware demonstration of the fully
DVB-S2X standard-compliant communication system. The hard-
ware demonstrator is a full-chain closed-loop communication sys-
tem with multi-beam gateway transmitter, MIMO channel emula-
tor and receiver terminals with real-time CSI estimation. With the
hardware demonstrator, we can experimentally validate the new
communication standard in the realistic scenario and to demon-
strate the full frequency reuse in multi-beam satellite communica-
tions.
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